

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

WHAT IS CLAIMED IS:

1. A clock generating device for generating a clock signal synchronizing with a wobble signal, which includes  
5 address information for a predetermined period, the clock generating device comprising:

a PLL circuit for generating an oscillation signal in accordance with the difference between the phase of a wobble signal and the phase of a clock signal and for generating  
10 the clock signal by synchronizing the oscillation signal with the wobble signal; and

a detection circuit, connected to the PLL circuit, for monitoring the wobble signal, detecting the predetermined period of the wobble signal that includes the address  
15 information, and holding the output of the PLL circuit in accordance with the detection.

2. The clock generating device of claim 1, wherein the detection circuit includes:

20 a hold signal generator for generating a first hold signal that holds the output of the PLL circuit during a first period in accordance with the detection, and a second hold signal that holds the output of the PLL circuit during a second period in accordance with the detection, which

25 differs from the first period; and

a signal selector, connected to the hold signal generator, for providing the PLL circuit with either one of the first and second hold signals.

30 3. The clock generating device of claim 2, wherein the first period is shorter than the predetermined period, and the second period is longer than the predetermined period.

4. The clock generating device of claim 2, wherein the cycle of the wobble signal changes with at least two timings in accordance with the address information of the predetermined period, and the hold signal generator generates a first hold signal for holding the output of the PLL circuit during a period between a first timing and a second timing, at which the cycle of the wobble signal changes.

10

5. The clock generating device of claim 2, wherein the cycle of the wobble signal changes during the predetermined period, and the hold signal generator generates the second hold signal for holding the output of the PLL circuit during the second period, which is longer than the first period of the first hold signal, from a timing at which the cycle of the wobble signal changes.

15

6. The clock generating device of claim 2, further comprising:

20

a synchronization protection circuit, connected to the detection circuit, for performing counting in accordance with the wobble signal, estimating the predetermined period during which the address information is included in the

25

wobble signal, and generating a synchronization protection signal in accordance with the estimated period, the signal selector of the detection circuit providing the PLL circuit with one of the first hold signal, the second hold signal, and the synchronization protection signal.

30

7. The clock generating device of claim 6, wherein the PLL circuit includes:

a phase comparator circuit for generating a phase

difference signal in accordance with the difference between the phase of the wobble signal and the phase of the oscillation signal; and

5 a charge pump, connected to the phase comparator, for generating an output signal in accordance with the phase difference signal, wherein at least one of the phase comparator and the charge pump stops functioning in response to one of the first hold signal, the second hold signal, and the synchronization protection signal.

10

8. The clock generating device of claim 7, further comprising:

a frequency divider, connected to the phase comparator, for generating a divisional signal by dividing the  
15 oscillation signal by a predetermined dividing ratio, and providing the divisional signal to the phase comparator, the dividing ratio being changed in accordance with the cycle of the wobble signal.

20 9. The clock generating device of claim 2, wherein the PLL circuit includes:

a phase comparator circuit for generating a phase difference signal in accordance with the difference between the phase of the wobble signal and the phase of the  
25 oscillation signal; and

a charge pump, connected to the phase comparator, for generating an output signal in accordance with the phase difference signal, wherein at least one of the phase comparator and the charge pump stops functioning in response  
30 to one of the first and second hold signals.

10. The clock generating device of claim 9, further comprising:

a frequency divider, connected to the phase comparator, for generating a divisional signal by dividing the oscillation signal by a predetermined dividing ratio, and providing the divisional signal to the phase comparator, wherein the dividing ratio is changed in accordance with the cycle of the wobble signal.

11. A clock generating device for generating a clock signal synchronizing with a wobble signal that includes address information during a predetermined period, wherein the cycle of the wobble signal changes with at least two timings in accordance with the address information of the predetermined period, the clock generating device comprising:

15 a PLL circuit for generating an oscillation signal in accordance with the difference between the phase of the wobble signal and the phase of the clock signal and for generating the clock signal by synchronizing the oscillation signal with the wobble signal;

20 a monitor, connected to the PLL circuit, for monitoring the wobble signal, wherein the monitor generates a first hold signal that holds the output of the PLL circuit during a first period between a first timing and a second timing, at which the cycle of the wobble signal changes, and a

25 second hold signal that holds the output of the PLL circuit during a second period, which is longer than the first period of the first hold signal measured from the first timing; and

a signal selector, connected to the monitor, for providing one of the first and second hold signals to the PLL circuit.

12. The clock generating device of claim 11, further

comprising:

5 a synchronization protection circuit, connected to the detection circuit, for performing counting in accordance with the wobble signal, estimating the predetermined period during which the address information is included in the wobble signal, and generating a synchronization protection signal in accordance with the estimated period, the signal selector of the detection circuit providing the PLL circuit with one of the first hold signal, the second hold signal,  
10 and the synchronization protection signal.

13. The clock generating device of claim 12, wherein the PLL circuit includes:

15 a phase comparator/circuit for generating a phase difference signal in accordance with the difference between the phase of the wobble signal and the phase of the oscillation signal; and

20 a charge pump, connected to the phase comparator, for generating an output signal in accordance with the phase difference signal, wherein at least one of the phase comparator and the charge pump stops functioning in response to one of the first hold signal, the second hold signal, and the synchronization protection signal.